ALBERT

All Library Books, journals and Electronic Records Telegrafenberg

feed icon rss

Your email was sent successfully. Check your inbox.

An error occurred while sending the email. Please try again.

Proceed reservation?

Export
Filter
Collection
Years
  • 1
    Publication Date: 2014-07-03
    Description: The tetragonal-phase BaTiO 3 as the high dielectric (HK) layer and the magnetic FePt film as the metal gate (MG) are proposed to be the gate stack scheme on the Ge (100) substrate. The ∼75% dielectric constant ( κ -value) improvement, ∼100X gate leakage ( Jg) reduction, and the promising Jg -equivalent-oxide-thickness ( EOT ) gate stack characteristics are achieved in this work with the colossal magneto-capacitance effect. The perpendicular magnetic field from the magnetic FePt MG film couples and triggers the more dipoles in the BaTiO 3 HK layer and then results in the super gate capacitance ( C gate ) and κ -value. Super Jg-EOT gate stack characteristics with the magnetic gate stack design on the high mobility (Ge) substrate demonstrated in this work provides the useful solution for the future low power mobile device design.
    Print ISSN: 0003-6951
    Electronic ISSN: 1077-3118
    Topics: Physics
    Location Call Number Expected Availability
    BibTip Others were also interested in ...
  • 2
    Publication Date: 2015-09-03
    Description: In this work, the tetragonal-phase BaTiO 3 high dielectric (HK) layer and the magnetic FePt metal gate (MG) film are proposed to be the gate stack scheme on the Ge three dimensional (3D) n-type multi-gate-field-effect transistors (FETs). The ∼75% dielectric constant (κ-value) improvement, ∼100× gate leakage (J g ) reduction, and ∼70% on-state current (I on ) enhancement are achieved due to the colossal magneto-capacitance effect. The magnetic field from the magnetic FePt MG film couples and triggers more dipoles in the BaTiO 3 HK layer and then results in the super gate stack characteristics. The promising transistor's performance (∼200  μ A/ μ m on the device with the gate length L ch  = 60 nm) on the high mobility (Ge) material in the 3D n-type multi-gate-FETs device structure demonstrated in this work provides the useful solution for the future advanced logic device design.
    Print ISSN: 0003-6951
    Electronic ISSN: 1077-3118
    Topics: Physics
    Location Call Number Expected Availability
    BibTip Others were also interested in ...
Close ⊗
This website uses cookies and the analysis tool Matomo. More information can be found here...