ExLibris header image
SFX Logo
Title: 9T Full Adder Design in Subthreshold Region
Source:

VLSI Design [1065-514X] Shiwani Singh, Tripti yr:2013


Collapse list of basic services Basic
Full text
Full text available via Hindawi Publishing Open Access Journals
GO
Document delivery
Request document via Library/Bibliothek GO
Users interested in this article also expressed an interest in the following:
1. Azghadi, K. "A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter." Microelectronics journal 40.10 (2009): 1441-1448. Link to SFX for this item
2. Gupta, I. "An Efficient Design of 2:1 Multiplexer and Its Application in 1-Bit Full Adder Cell." International Journal of Computer Applications 40.2 (2012): 31-. Link to SFX for this item
3. Berg, Y. "Novel ultra low-voltage and high speed domino CMOS logic." 2010. Link to Full Text for this item Link to SFX for this item
4. Stadler, R. "A memory/adder model based on single C-60 molecular transistors." Nanotechnology 2001. 350-357. Link to Full Text for this item Link to SFX for this item
5. Bazzazi, A. "Low Power Full Adder Using 8T Structure." Lecture notes in engineering and computer science 2196.1 (2012): 1190-. Link to SFX for this item
6. Berg, Y. "Static ultra-low-voltage high-speed CMOS logic and latches." 2010. Link to Full Text for this item Link to SFX for this item
7. Jeong, T.T. T. "Implementation of low power adder design and analysis based on power reduction technique." Microelectronics journal 39.12 (2008): 1880-1886. Link to SFX for this item
8. Bindal, A. "The impact of silicon nano-wire technology on the design of single-work-function CMOS transistors and circuits." Nanotechnology 17.17 (2006): 4340-4351. Link to Full Text for this item Link to SFX for this item
Select All Clear All

Expand list of advanced services Advanced
A service provided by the Library of the Wissenschaftspark Albert Einstein, Potsdam, Germany.
© 2005 SFX by Ex Libris Inc.