NASA Logo

NTRS

NTRS - NASA Technical Reports Server

Collections About News Help Login
Back to Results
Is random access memory random?Most software is contructed on the assumption that the programs and data are stored in random access memory (RAM). Physical limitations on the relative speeds of processor and memory elements lead to a variety of memory organizations that match processor addressing rate with memory service rate. These include interleaved and cached memory. A very high fraction of a processor's address requests can be satified from the cache without reference to the main memory. The cache requests information from main memory in blocks that can be transferred at the full memory speed. Programmers who organize algorithms for locality can realize the highest performance from these computers.
Document ID
19860020062
Acquisition Source
Legacy CDMS
Document Type
Preprint (Draft being sent to journal)
Authors
Denning, P. J. (NASA Ames Research Center Moffett Field, CA, United States)
Date Acquired
September 5, 2013
Publication Date
January 30, 1986
Subject Category
Computer Operations And Hardware
Report/Patent Number
NASA-TM-89394
NAS 1.15:89394
RIACS-TR-86.1
Accession Number
86N29534
Funding Number(s)
CONTRACT_GRANT: NCC2-387
Distribution Limits
Public
Copyright
Work of the US Gov. Public Use Permitted.

Related Records

There are no records associated with this record.
No Preview Available