Integration of vertical/quasivertical DMOS, CMOS and bipolar transistors in a 50 V SIMOX process

https://doi.org/10.1016/0167-9317(92)90533-WGet rights and content

First page preview

First page preview
Click to open first page preview

References (2)

  • A. Nakagawa

    Impact of dielectric isolation technology on power ICs

  • A. Andreini et al.

    A new integrated silicon gate technology combining bipolar linear, CMOS logic, and DMOS power parts

    IEEE Trans. Electron Devices

    (1986)

Cited by (0)

View full text