SFX by Ex Libris Inc.

Title:	Low-voltage operation of metal-ferroelectric-insulator-semiconductor diodes incorporating a ferroelectric polyvinylidene fluoride copolymer Langmuir-Blodgett film
Source:	Journal of Applied Physics [0021-8979] Gerber, A yr:2006

Basic

Sorry, no full text available...

Please use the document delivery service (see below)

Holding information

Holdings in library search engine ALBERT

Document delivery

Request document via Library/Bibliothek

Users interested in this article also expressed an interest in the following:
description	1.	Risch, L. "Pushing CMOS beyond the roadmap." Solid-state electronics 50.4 (2006): 527-535.
description	2.	Allan, A. "2001 technology roadmap for semiconductors." Computer 35.1 (2001): 42-53.
description	3.	Lan Wei, Lan W. "CMOS technology roadmap projection including parasitic effects." 2009 International Symposium on VLSI Technology, Systems, and Applications 2009. 78-79.
description	4.	Magnone, P. "Matching Performance of FinFET Devices With Fin Widths Down to 10 nm." IEEE electron device letters 30.12 (2009): 1374-1376.
description	5.	Yu, B. "Nanotechnology: Role in emerging nanoelectronics." Solid-state electronics 50.4 (2006): 536-544.
description	6.	Abhinav Kranti, A. "Performance assessment of nanoscale double- and triple-gate FinFETs." Semiconductor Science and Technology 21.4 (2006): 409-421.
description	7.	Gower, M. "Industrial applications of laser micromachining." Optics express 7.2 (2000): 56-67.
description	8.	Service, R. "Can chip devices keep shrinking?" Science 274.5294: 1834-1836.
description	9.	Xu, JL. "Microscale heat transfer enhancement using thermal boundary layer redeveloping concept." International journal of heat and mass transfer 48.9 (2005): 1662-1674.
description	10.	Schweher, B. "Moore no more?" EDN 49.18 (2004): 27-.
description	11.	Bahar, R. "Architectures for Silicon Nanoelectronics and Beyond." Computer 40.1 (2007): 25-33.
description	12.	Agostinelli, M. "Leakage-Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology." IEEE transactions on very large scale integration (VLSI) systems 18.2 (2010): 232-245.
description	13.	Collaert, N. "Multi-gate devices for the 32 nm technology node and beyond." Solid-state electronics 52.9 (2008): 1291-1296.
description	14.	Sellier, H. "Transport spectroscopy of a single dopant in a gated silicon nanowire." Physical review letters 97.20 (2006): 206805-.
description	15.	Motayed, A. "Realization of reliable GaN nanowire transistors utilizing dielectrophoretic alignment technique." Journal of applied physics 100.11 (2006): 114310-1.
description	16.	Kranti, A. "Performance projections and design optimization of planar double gate SOI MOSFETs for logic technology applications." Semiconductor Science and Technology 23.4 (2008): 45001-.
description	17.	Knoll, A. "Integrating nanotechnology into a working storage device." Microelectronic Engineering 83.4-9 (2006): 1692-1697.
description	18.	Gang Chen. "Spacer design between source/drain and gate for high-performance FinFET devices." 2005.
description	19.	Xusheng Wu, W. "A Three-Dimensional Stacked Fin-CMOS. Technology for High-Density ULSI Circuits." IEEE transactions on electron devices 52.9 (2005): 1998-2003.
description	20.	CHAU, C. "The development of regulations for food nanotechnology." Trends in food science & technology 18.5 (2007): 269-280.