ISSN:
1573-0484
Keywords:
Scalar units
;
memory latency
;
memory traffic
;
structural locality
;
programmable caches
;
vector registers
;
CRAY X-MP
;
CRAY Y-MP
Source:
Springer Online Journal Archives 1860-2000
Topics:
Computer Science
Notes:
Abstract One of the prime considerations for high scalar performance in supercomputers is a low memory latency. With the increasing disparity between main memory and CPU clock speeds, the use of an intermediate memory in the hierarchy becomes necessary. In this paper, we present an intermediate memory structure called a programmable cache. A programmable cache exploits structural locality to decrease the average memory access time. We evaluate the concept of a programmable cache by using the vector registers in the CRAY X-MP and Y-MP supercomputers as a programmable cache. Our results indicate that a programmable cache can be used profitably to reduce the memory latency if the pattern of references to a data structure can be determined at compile time.
Type of Medium:
Electronic Resource
URL:
http://dx.doi.org/10.1007/BF00162340
Permalink
