Publication Date:
2011-08-19
Description:
The effect of cooling as a fundamental limit to delay times in IC's was considered. It appears that the delay time should be decreased at cryogenic temperatures.
Keywords:
ELECTRONICS AND ELECTRICAL ENGINEERING
Type:
JPL Proc. of the Cold Electronics Workshop; p 70-82
Format:
text
Permalink