ExLibris header image
SFX Logo
Title: Rapid thermal annealing of high concentration, arsenic implanted silicon single crystals
Source:

Applied Physics Letters [0003-6951] Larsen, A N yr:1986


Collapse list of basic services Basic
Full text
Full text available via AIP Digital Archive
GO
Full text available via AIP Journals (American Institute of Physics)
GO
Document delivery
Request document via Library/Bibliothek GO
Users interested in this article also expressed an interest in the following:
1. Teo, L. "Size control and charge storage mechanism of germanium nanocrystals in a metal-insulator-semiconductor structure." Applied physics letters 81.19 (2002): 3639-3641. Link to Full Text for this item Link to SFX for this item
2. Dubois, E. "Low Schottky barrier source/drain for advanced MOS architecture: device design and material considerations." Solid-state electronics 46.7 (2002): 997-1004. Link to Full Text for this item Link to SFX for this item
3. Lin, H. "Ambipolar Schottky-barrier TFTs Ambipolar Schottky-barrier TFTs." IEEE transactions on electron devices 49.2 (2002): 264-270. Link to SFX for this item
4. Mantl, S. "On the performance of single-gated ultrathin-body SOI Schottky-barrier MOSFETs On the performance of single-gated ultrathin-body SOI Schottky-barrier MOSFETs." IEEE transactions on electron devices 53.7 (2006): 1669-1674. Link to SFX for this item
5. Xiong, S. Y. "A comparison study of symmetric ultrathin-body double-gate devices with metal source/drain and doped source/drain." IEEE transactions on electron devices 52.8 (2005): 1859-1867. Link to SFX for this item
6. Larrieu, G. "Integration of PtSi-based Schottky-barrier p-MOSFETs with a midgap tungsten gate." IEEE transactions on electron devices 52.12 (2005): 2720-2726. Link to SFX for this item
7. Ow-Yang, Cleva W. W. "Interfacial stability of an indium tin oxide thin film deposited on Si and Si0.85Ge0.15." Journal of applied physics 88.6 (2000): 3717-3724. Link to SFX for this item
8. "2D Materials for Nanoelectronics." ProtoView 3.24 (2016). Link to SFX for this item
9. Connelly, D. "Fermi-level depinning for low-barrier Schottky source/drain transistors." Applied physics letters 88.1 (2006): 12105-12105. Link to Full Text for this item Link to SFX for this item
10. Zhang, M. "Schottky barrier height modulation using dopant segregation in Schottky-barrier SOI-MOSFETs." 2005. Link to Full Text for this item Link to SFX for this item
11. Lee, H. "A normally off GaN n-MOSFET with Schottky-barrier source and drain on a Si-auto-doped p-GaN/Si." IEEE electron device letters 27.2 (2006): 81-83. Link to Full Text for this item Link to SFX for this item
12. Norton, D. P. P. "Hydrogen-assisted pulsed-laser deposition of (001) CeO~ 2 on (001) Ge." Applied physics letters 76.13 (2000): 1677-1679. Link to Full Text for this item Link to SFX for this item
13. Appenzeller, J. "A 10 nm MOSFET concept." Microelectronic Engineering 56.1-2 (2001): 213-219. Link to Full Text for this item Link to SFX for this item
14. Diorio, C. "Competitive learning with floating-gate circuits Competitive learning with floating-gate circuits." IEEE transactions on neural networks 13.3 (2002): 732-744. Link to SFX for this item
15. Connelly, D.. "Optimizing Schottky S/D offset for 25-nm dual-gate CMOS performance." IEEE electron device letters 24.6 (2003): 411-413. Link to SFX for this item
16. Dubois, E.. "Measurement of low Schottky barrier heights applied to metallic source/drain metal-oxide-semiconductor field effect transistors." Journal of applied physics 96.1 (2004): 729-737. Link to SFX for this item
17. Ow-Yang, CW. "A time-resolved reflectivity study of the amorphous-to-crystalline transformation kinetics in dc-magnetron sputtered indium tin oxide." Journal of applied physics 83.1 (1998): 145-154. Link to Full Text for this item Link to SFX for this item
18. Wee, C. "Mobility-enhancement technologies." IEEE circuits and devices magazine 21.3 (2005): 21-36. Link to Full Text for this item Link to SFX for this item
19. Joshi, S. "Improved Ge surface passivation with ultrathin SiOx enabling high-mobility surface channel pMOSFETs featuring a HfSiO/WN gate stack." IEEE electron device letters 28.4 (2007): 308-311. Link to Full Text for this item Link to SFX for this item
20. Guo, J. "Assessment of high-frequency performance potential of carbon nanotube transistors." IEEE transactions on nanotechnology 4.6 (2005): 715-721. Link to Full Text for this item Link to SFX for this item
View More...
View Less...
Select All Clear All

Expand list of advanced services Advanced