Abstract
A tested, verified and calibrated lithography simulator was used to study phenomena whose effects are becoming more pronounced as integrated circuits are pushed deeper into the submicron region. Numerical experiments were carried out to elucidate the effect of defects located in the resist bulk, as well as the effect of the resist surface roughness, on the developed profiles.
Export citation and abstract BibTeX RIS