Publication Date:
2019-08-16
Description:
Bridge faults, especially in CMOS circuits, have unique characteristics which make them difficult to detect during testing. This paper presents a technique for detecting bridge faults which have an effect on the output of CMOS Domino logic circuits. The faults are modeled at the transistor level and this technique is based on analyzing the off-set of the function during off-line testing.
Keywords:
Computer Programming and Software
Type:
URC97020
,
NASA University Research Centers Technical Advances in Education, Aeronautics, Space, Autonomy, Earth and Environment; 1; 115-120
Format:
application/pdf
Permalink